


Output Voltage Ripple Analysis for Modular Series Parallel Resonant Converter Systems with Capacitive Output Filter

Conference Paper**Author(s):**Jaritz, Michael; Biela, Jürgen **Publication date:**

2018

Permanent link:<https://doi.org/10.3929/ethz-b-000311449>**Rights / license:**[In Copyright - Non-Commercial Use Permitted](#)

Output Voltage Ripple Analysis for Modular Series Parallel Resonant Converter Systems with Capacitive Output Filter

Michael Jaritz, Jürgen Biela
Laboratory for High Power Electronic Systems, ETH Zürich
Email: jaritz@hpe.ee.ethz.ch
URL: <http://www.hpe.ee.ethz.ch>

Keywords

«Voltage ripple calculation», «Resonant converter», «Fourier coefficients».

Abstract

In this paper, an analysis of the output voltage ripple of modular series parallel resonant converter systems with capacitive output filter is presented. An analytical description of the output voltage ripple of output series, output parallel as well as output parallel-output series connections of series parallel resonant converter basic modules is given. The derived equations can be used for investigating the voltage ripple due to component tolerances and non-optimal interleaving angles. The analytical results obtained by simulations and calculations match well with the measurement results. The verification of the determined equations is performed for different switching frequencies over the full range of possible interleaving angles. The measured results also match well for the time dependent waveforms.

1 Introduction

Series parallel resonant converter systems are used in many industrial applications, as e.g. telecom power supplies [1] or high output DC voltage generators [2]. Often only a single series parallel resonant converter basic module (SPRC-Bm) is applied as depicted in Fig. 1 (a) and the output filter C_f is sufficient to keep the output voltage ripple low. However, in high voltage pulsed power applications several modules are required [3]. An example is the european spallation source (ESS) modulator system [4], where eight SPRC-Bms stacks are connected in series at the output in order to generate the required output voltage of $V_{\text{Out}} = 115 \text{ kV}$ and to keep the output voltage ripple low. Each stack is formed by two SPRC-Bms connected in parallel, to achieve an output power of 2.88 MW. In the considered system, a maximum output voltage ripple of $\Delta v_{C_f} \leq 1 \%$ of V_{Out} and a maximum energy $E \leq 10 \text{ J}$, which is stored in the filter capacitor is allowed. To reduce the ripple voltage, all modules are interleaved. The value of the output capacitor C_f is limited to a maximal value due to the maximum stored energy constraint, resulting in a minimal voltage ripple.

In the literature, the ripple analysis for a single SPRC-Bm is explained in [5] and an estimation is presented in [6], but there is a lack for systems with an arbitrary number of modules and arbitrary output connections. Therefore, a general detailed analysis of the output voltage ripple of SPRC-Bms with arbitrary output connections and interleaved operation is derived in this paper.

In section 2, the ripple derivation of a single SPRC-Bm (Fig. 1 (a)) is given and the formulas for a pure output series (OS) (Fig. 1 (b)), a pure output parallel (OP) (Fig. 1 (c)) and an output parallel-output series (OP-OS) (Fig. 1 (d)) systems are derived. The models are verified by measurement and simulation results in section 3.

2 Output voltage ripple analysis

In this section, the output voltage ripple analysis of a single SPRC-Bm is given. Afterwards, equations for series and parallel output connections of an arbitrary number of SPRC-Bms are derived.




Figure 1: (a) Single SPRC-Bm formed by a H-bridge, a resonant tank and the output rectifier stage with load. The total output voltage is the superposition of the ripple voltage v_{Cf} and the average voltage V_o . Output rectifier stages of (b) an output series connected (OS) system, of (c) an output parallel connected (OP) system and of (d) an output parallel-output series connected (OP-OS) system. The averaged output voltages V_o are not shown in (b) to (d), because only the ripple voltages $v_{Cf, Oxx}$ are in the scope of interest. (e) Simulated typical basic current and voltage output circuit waveforms of a SPRC-Bm (see Fig. 1 (a)). The solid line waveforms are of a SPRC-Bm, where $C_f \gg C_p$ and the dashed line waveforms are if $C_f \approx C_p$. The averaged output voltage V_o is not shown, because just the ripple voltage v_{Cf} is in the scope of interest.

2.1 Output voltage ripple of a single SPRC-Bm

The analysis of the output voltage ripple of a SPRC-Bm is based on the analysis presented in [5]. For the sake of completeness, the main governing equations, which are used for the further analysis in sections 2.2 and 2.3, are shortly repeated. The definition of the used variables and components are given in Fig. 1 (a) and Fig. 1 (e). The output current of the rectifier i_{Rec} is defined by:

$$i_{Rec}(\omega_s t) = \begin{cases} 0 & 0 \leq \omega_s t < \psi \\ I_{Ls} \sin(\omega_s t) & \psi \leq \omega_s t < \pi \\ 0 & \pi \leq \omega_s t < \pi + \psi \\ -I_{Ls} \sin(\omega_s t) & \pi + \psi \leq \omega_s t < 2\pi \end{cases} \quad (1)$$

with

$$\psi = \arccos\left(\frac{\pi - 2\omega_s R_L C_P}{\pi + 2\omega_s R_L C_P}\right), \quad (2)$$

where ψ is the non-conduction angle of the rectifier as shown in Fig. 1 (e) and ω_s is the angular switching frequency. The peak secondary transformer current I_{Ls} is calculated based on (3) in [7]

$$I_{Ls} = \frac{2V_o \omega_s C_P}{1 + \cos(\pi - \psi)}, \quad (3)$$

Table 1: Component values of a single SPRC-Bm used for the calculations in Fig. 2 and in Fig. 3.

L_S	C_S	C_P	R_L	V_G	u
(μH)	(nF)	(nF)	(Ω)	(V)	(-)
4.24	840	4.24	1150	400	20




Figure 2: (a) Relative error between the calculated (with (10)) and the simulated output voltage ripple of a single SPRC-Bm for different switching frequencies. (b) Relative error between the calculated and the simulated averaged output voltage V_o of a single SPRC-Bm for different switching frequencies.

and also the average output voltage V_o is taken from [7]. The load current I_o is the average current of the output rectifier current i_{Rec} during a switching period

$$I_o = \frac{1}{\pi} \int_{\psi}^{\pi} i_{\text{Rec}} d(\omega_s t) = I_{Ls} (1 + \cos(\psi)) \frac{1}{\pi}. \quad (4)$$

Applying Kirchhoff's law, the current i_{Cf} of the filter capacitor C_f can be calculated as

$$i_{Cf}(\omega_s t) = i_{\text{Rec}}(\omega_s t) - I_o. \quad (5)$$

where the load current I_o is the average current of the output rectifier current i_{Rec} during a switching period. Using (5) and solving the integral results in the filter capacitor voltage v_{Cf}

$$v_{Cf}(\omega_s t) = \frac{1}{\omega_s C_f} \int i_{Cf}(\omega_s t) d(\omega_s t) = \begin{cases} -\frac{I_o(\omega_s t)}{C_f \omega_s} + X_1 & 0 \leq \omega_s t < \psi \\ -\frac{I_o}{C_f \omega_s} \left(\frac{\pi \cos(\omega_s t)}{1 + \cos(\psi)} + (\omega_s t) \right) + X_2 & \psi \leq \omega_s t < \pi, \end{cases} \quad (6)$$

where X_1 and X_2 are integration constants. The angle $(\omega_s t)_{\text{max}}$ related to the maximum of v_{Cf} is calculated by setting the derivative of the second part of (6) to zero

$$\frac{d}{d(\omega_s t)} \left(-\frac{I_o}{C_f \omega_s} \left(\frac{\pi \cos(\omega_s t)}{1 + \cos(\psi)} + (\omega_s t) \right) + X_2 \right) = 0 \quad (7)$$

and solving (7) for $\omega_s t$. To find the maximum, the result has to be shifted by π , what results in

$$(\omega_s t)_{\text{max}} = \pi - \arcsin \left(\frac{1 + \cos(\psi)}{\pi} \right). \quad (8)$$




Figure 3: Relative deviation of the fourier series (12) and the exact solution (10) of the output voltage ripple Δv_{Cf} in dependance of the angular step size $\Delta(\omega_s t)$ used in (12) and the number of fourier coefficients n .

The angle related to the minimum of v_{Cf} is

$$(\omega_s t)_{\min} = \psi. \quad (9)$$

Finally, the output voltage ripple Δv_{Cf} is given by

$$\begin{aligned} \Delta v_{Cf} &= v_{Cf}((\omega_s t)_{\max}) - v_{Cf}((\omega_s t)_{\min}) = \\ &= \frac{I_o}{\omega_s C_f} \left[\frac{\left[\arcsin\left(\frac{1+\cos(\psi)}{\pi}\right) + \psi \right] [1 + \cos(\psi)]}{(1 + \cos(\psi))} + \frac{\sqrt{\pi^2 - (1 + \cos(\psi))^2} - \pi}{(1 + \cos(\psi))} \right]. \end{aligned} \quad (10)$$

Equation (10) is derived based on the assumption that $C_f \gg C_p$, which results in a nearly perfectly clamped parallel capacitor voltage v_{Cp} during the rectifier conduction interval as can be seen in Fig. 1 (e). If $C_f \approx C_p$, the voltage v_{Cp}^* is not strictly constant during the rectifier conduction interval (compare v_{Cp} and v_{Cp}^* in Fig. 1 (e)) and the current $I_{Ls} \sin(\omega_s t)$ is divided into i_{Cp}^* and i_{Rec}^* , as can be seen in Fig. 1 (e). This results in a different non-conduction angle ψ^* and leads to a larger error of (10). Figure 2 (a) shows the relative error between the simulated and the calculated output voltage ripple and Fig. 2 (b) shows the relative error between the simulated and the calculated averaged output voltage V_o related to C_f/C_p for different switching frequencies f_s of a single SPRC-Bm. It is clearly shown in Fig. 2 (b) that the variation of the filter capacitor C_f only has a minor effect (approx. $\pm 10\%$ in the worst cases) on the averaged output voltage and can be therefore neglected. The frequency range (100 kHz - 110 kHz) is chosen with respect to the design in [4]. The specifications for the calculations and the simulations, are given in Tab.1. Figure 3 shows the relative deviation between the fourier series (12) and the exact solution (10) of the output voltage ripple Δv_{Cf} in dependance of the angular step size $\Delta(\omega_s t)$ used in (12) and the number of fourier coefficients n . The principle ripple calculation procedure for an OS, an OP and an OP-OS system is depicted in the flow chart of Fig. 4, as a kind of ripple calculation guide. The detailed derivations according to the flow chart are given in the following.

2.2 Output voltage ripple of an OS system

Figure 1 (b) shows the output circuit of an OS system. There, both rectifiers are connected in series. In order to investigate an interleaved operation, (6) has to be developed into its fourier series. The




Figure 4: Principle ripple calculation flow chart of the output series (OS), output parallel (OP) and the output parallel-output series (OP-OS) system.

integration constants X_1 and X_2 are calculated by

$$v_{Cf}(\psi) = 0 \rightarrow \begin{cases} X_1 = \frac{I_o \psi}{\omega_s C_f} \\ X_2 = \frac{I_o}{C_f \omega_s} \left(\frac{\pi \cos(\psi)}{1 + \cos(\psi)} + \psi \right) \end{cases} \quad (11)$$

The time dependent fourier series of the output voltage ripple $v_{Cf}(\omega_s t)$ is given by

$$v_{Cf}(\omega_s t) = \frac{a_o}{2} + \sum_{n=2}^{\infty} a_n \cos(n\omega_s t) + b_n \sin(n\omega_s t) \quad (12)$$

with its fourier coefficients

$$a_o = \frac{I_o [\pi \cos(\psi) - \pi + 2 \sin(\psi) + 2\psi]}{\omega_s C_f (\cos(\psi) + 1)} \quad (13)$$

$$a_n = \frac{I_o [1 + (-1)^n] \left[\frac{\sin(n\psi - \psi)(n+1) + \sin(n\psi + \psi)(1-n)}{2} \right]}{nC_f \omega_s (\cos(\psi) + 1) (n^2 - 1)} \quad (14)$$

$$b_n = -\frac{I_o [1 + (-1)^n] \left[\frac{\cos(n\psi - \psi)(n+1) + \cos(n\psi + \psi)(1-n)}{2} + 1 \right]}{nC_f \omega_s (\cos(\psi) + 1) (n^2 - 1)}. \quad (15)$$

The total output voltage ripple is determined by the superposition of the output voltages of each SPRC-Bm

$$v_{Cf,OS}(\omega_s t) = \sum_{m=1}^M v_{Cf,OSm}(\omega_s t + \alpha_m) \quad (16)$$

with

$$\alpha_m = \kappa_m - \phi_m \quad \text{and} \quad \kappa_m = \frac{(m-1)\pi}{M}. \quad (17)$$

The angle α_m is the difference between the optimal interleaving angle κ_m of each SPRC-Bm and its input impedance angle ϕ_m , which is calculated with (35) in [7]. M is the number of SPRC-Bm in series at the output. Computing the maximum and the minimum of the output ripple voltage $v_{Cf,OS}$ results in the output voltage ripple Δv_{Cf}

$$\Delta v_{Cf} = \max(v_{Cf,OS}) - \min(v_{Cf,OS}). \quad (18)$$

2.3 Output voltage ripple of an OP system

Figure 1 (c) shows the output circuit of an OP system. There, both rectifiers are connected in parallel. In order to investigate an interleaved operation, (1) has to be developed into its fourier series. The time dependent fourier series of the output rectifier current i_{Rec} is given by

$$i_{\text{Rec}}(\omega_s t) = \frac{a_0}{2} + \sum_{n=2}^{\infty} a_n \cos(n\omega_s t) + b_n \sin(n\omega_s t), \quad (19)$$

with its fourier coefficients

$$a_0 = I_{Ls} \frac{2(\cos(\psi) + 1)}{\pi} \quad (20)$$

$$a_n = -\frac{I_{Ls} [1 + (-1)^n] \left[\frac{\cos(n\psi - \psi)(n+1) + \cos(n\psi + \psi)(1-n)}{2} + 1 \right]}{\pi(n^2 - 1)} \quad (21)$$

$$b_n = \frac{I_{Ls} [1 + (-1)^n] \left[\frac{-\sin(n\psi - \psi)(n+1) + \sin(n\psi + \psi)(n-1)}{2} \right]}{\pi(n^2 - 1)}. \quad (22)$$

The total output rectifier current $i_{\text{Rec,OP}}$ is determined by the superposition of the rectifier currents of each SPRC-Bm

$$i_{\text{Rec,OP}}(\omega_s t) = \sum_{k=1}^K i_{\text{Rec,OP}k}(\omega_s t + \alpha_k) \quad (23)$$

with

$$\alpha_k = \kappa_k - \phi_k \quad \text{and} \quad \kappa_k = \frac{(k-1)\pi}{K}. \quad (24)$$

The angle α_k is the difference of the optimal interleaving angle κ_k of each SPRC-Bm and its input impedance angle ϕ_k . K is the number of SPRC-Bm in parallel at the output. The integral of the load current I_o

$$I_o = \frac{1}{\pi} \int_0^{\pi} i_{\text{Rec,OP}} d(\omega_s t) \quad (25)$$

has to be solved numerically and the filter current $i_{\text{Cf,OP}}$ is given by

$$i_{\text{Cf,OP}}(\omega_s t) = i_{\text{Rec,OP}}(\omega_s t) - I_o. \quad (26)$$

The output voltage $v_{\text{Cf,OP}}$ is calculated numerically by

$$v_{\text{Cf,OP}}(\omega_s t) = \frac{1}{\omega_s C_f} \int i_{\text{Cf,OP}}(\omega_s t) d(\omega_s t) + X_3, \quad (27)$$

where the integration constant X_3 is set to zero, because the offset in the output voltage is not in the scope of interest for the ripple calculation. Inserting (27) in (18) results in the total output ripple voltage Δv_{Cf} . The optimal interleaving angle κ , which results in a minimum voltage ripple is exemplary given in Fig. 5 for 2 to 5 OS or OP systems. The component values for the calculations are given in Tab.1 and are the same for all modules. The switching frequency is 104.5 kHz and the filter capacitance C_f is 15.49 nF.

2.4 Output voltage ripple of an OP-OS system

Figure 1 (d) shows the rectifier circuit of an OP-OS system, which is a series connection of OP systems. The output voltage for each OP system is calculated using (19) to (27), where (24) is replaced by the following (28), which determines the optimal interleaving angle of each SPRC-Bm and its input impedance




Figure 5: Optimal interleaving angles (red circles) for OP or OS system with two to five SPRC-Bms. The component values are given in Tab.1 and are the same for all modules. The used switching frequency is 104.5 kHz and the filter capacitor C_f is 15.49 nF.

Table 2: Component and input values of the OP prototype system with parallel connected outputs used for the calculation and simulation results in Fig. 7.

C_{f1} (nF)	8.48	f_{s1} (kHz)	104.5				
C_{f2} (nF)	28.48	f_{s2} (kHz)	104				
L_S (μ H)	C_S (nF)	C_P (nF)	V_G (V)	u (—)	R_L (Ω)	n (—)	$\Delta\omega_s t$ (mrad)
4.29	840	4.24	400.3	20	1118	200	0.318

angle $\phi_{k,m}$. It is assumed that each OP system consists of K SPRC-Bms and M is the number of OP systems in series.

$$\alpha_{k,m} = \kappa_{k,m} - \phi_{k,m} \quad (28)$$

with

$$\kappa_{k,m} = \frac{(k-1)\pi}{K} + \frac{(m-1)\pi}{MK} \quad (29)$$

and

$$k = [1 \dots K], \quad m = [1 \dots M]. \quad (30)$$

The total output voltage $v_{Cf,OP-OS}$ is calculated by the superposition of each OP output voltage by

$$v_{Cf,OP-OS}(\omega_s t) = \sum_{m=1}^M v_{Cf,OP-OSm}(\omega_s t + \alpha_{k,m}). \quad (31)$$

Again, using (31) in (18) results in the output ripple voltage Δv_{Cf} .




Figure 6: (a) Single SPRC-Bm with H-bridge, series inductor L_S and capacitor C_S . (b) High voltage high frequency transformer. (c) Output rectifier with parallel capacitor C_P , (d) filter capacitors C_f and (e) high voltage load R_L . For the measurements, two SPRC-Bms are connected in parallel at the output according to Fig. 1 (c).




Figure 7: (a) Calculated $\Delta v_{Cfi,calc}$, simulated $\Delta v_{Cfi,sim}$ and measured $\Delta v_{Cfi,meas}$ total output voltage ripple of an OP system with two modules, operated with different angles α . The comparison is given for different output filter capacitors $C_{f1}/2 = C_P$ and $C_{f2}/2 = 3.35 \cdot C_P$ (compare the relative error in Fig. 2 (a)). (b) Calculated $v_{Cf,OP,calc}$, simulated $v_{Cf,OP,sim}$ and measured $v_{Cf,OP,meas}$ output voltage ripple of an output parallel (OP) prototype system with two modules, which is operated non interleaved at a switching frequency f_s of 104 kHz and an output filter capacitor $C_f = C_{f2}$.

3 Simulation and measurement results

In this section, the analysis is verified by comparing measurement and simulation results of an OP prototype system, which consists of two SPRC-Bms. The pictures of a single SPRC-Bm with series inductor L_S and capacitor C_S , of the output rectifier with the parallel capacitor C_P , of the output filter C_f and of the

high voltage load R_L are shown in Fig. 6. The component and input voltage values for both prototype SPRC-Bms, which are used for the ripple simulations and calculations, are given in Tab.2. Figure 7 (a) shows the total output voltage ripple Δv_{Cf} of the OP system, which is operated with different interleaving angles α . The evaluation is given for different filter capacitors and switching frequencies. The calculated total ripple values are in good accordance with the simulated and the measured values. Also, the calculated time dependent waveforms match well with the simulated and the measured waveforms, as could be seen in Fig. 7 (b). There, the OP system is operated in non interleaved mode and with a switching frequency f_s of 104 kHz.

4 Conclusion

In this paper, the ripple model of arbitrary output connections of series parallel resonant converter basic modules (SPRC-Bms) are derived. The analysis is based on the ripple calculations of a single SPRC-Bm and is then extended to either output parallel, output series, or output parallel and series connections of SPRC-Bms. The calculated output voltage ripple is verified by simulations and measurements of an output parallel (OP) prototype system. The analytical results match very well with the simulated and the measured results and also match well to the time dependent waveforms. The derived formulas can be used for ripple investigations caused by component tolerances or by the interleaved operation of the SPRC-Bms in order to determine the minimum required filter capacitor value.

Acknowledgment

The authors would like to thank the project partners CTI and Ampegon AG very much for their strong support of the CTI-research project 13135.1 PFFLR-IW.

List of symbols

OS	Output series connected	C_S	Series capacitor
OP	Output parallel connected	L_S	Series inductor
OP-OS	Output parallel-output series connected	C_P	Parallel capacitor
SPRC-Bm	Series parallel resonance converter basic module	C_f	Output filter capacitor
V_G	Input voltage of a SPRC-Bm	R_L	Load resistor
V_{Out}	Output voltage of SPRC-system	u	Transformer ratio
V_o	Output voltage of a SPRC-Bm	E	Energy stored in the system
I_{Ls}	Peak secondary transformer current	ω_s	Angular switching frequency
I_o	Load current	f_s	Switching frequency
ψ, ψ^*	Non conduction angle of the rectifier	Δv_{Cf}	Maximal voltage ripple
$\Delta(\omega_s t)$	Angular step size	t	Time
v_{Cp}, v_{Cp}^*	Parallel capacitor voltage	i_{Cp}, i_{Cp}^*	Parallel capacitor current
v_{Cf}	Ripple voltage	i_{Cf}	Filter capacitor current
$v_{Cf,OS}$	Ripple voltage of an OS-system	$i_{Cf,OSm}$	m -th filter capacitor current of an OS-system
$v_{Cf,OP}$	Ripple voltage of an OP-system	$i_{Cf,OP}$	Filter capacitor current of an OP-system
$v_{Cf,OP-OS}$	Ripple voltage of an OP-OS-system	$i_{Cf,OP-OSm}$	m -th filter capacitor current of an OP-OS-system
$v_{Cf,OSm}$	m -th ripple voltage of an OS-system	$i_{Rec,OSm}$	m -th rectifier current of an OS-system
$v_{Cf,OP-OSm}$	m -th ripple voltage of an OP-OS-system	$i_{Rec,OP-OSm}$	m -th rectifier current of an OP-OS-system
i_{Rec}, i_{Rec}^*	Rectifier current	$i_{Rec,OPk}$	k -th rectifier current of an OP-system
$i_{Rec,OP}$	Rectifier current of an OP-system	$i_{Rec,OPk-OSm}$	k -th, m -th rectifier current of an OP-OS-system
α	Phase shift angle	κ	Interleaving angle
α_m	m -th phase shift angle of an OS-system	κ_m	m -th interleaving angle of an OS-system
α_k	k -th phase shift angle of an OP-system	κ_k	k -th interleaving angle of an OP-system
$\alpha_{k,m}$	k -th, m -th phase shift angle of an OP-OS-system	$\kappa_{k,m}$	k -th, m -th interleaving angle of an OP-OS-system
a_o, a_n, b_n	Fourier coefficients	n	Number of fourier coefficients
φ	Input impedance angle	K	Number of SPRC-Bms in parallel
φ_m	m -th input impedance angle of an OS-system	M	Number of OP-systems or SPRC-Bms in series
φ_k	m -th input impedance angle of an OP-system	X_1, X_2, X_3	Integration constants
$\varphi_{k,m}$	k -th, m -th input impedance angle of an OP-OS-system		

References

- [1] J. Biela, U. Badstübner, and J. W. Kolar, "Design of a 5kW, 1U, 10kW/ltr. resonant DC-DC converter for telecom applications," in *Proc. 29th Int. Telecommun. Energy Conf.*, 2007, pp. 824–831.
- [2] F. Cavalcante and J. W. Kolar, "Design of a 5 kW high output voltage series-parallel resonant DC-DC converter," in *IEEE Proc. 34th Annu. Power Electron. Specialist Conf.*, vol. 4, 2003, pp. 1807–1814.
- [3] M. Jaritz and J. Biela, "System Design and Measurements of a 115-kV/3.5-ms Solid-State Long-Pulse Modulator for the European Spallation Source," *IEEE Trans. Plasma Sci.*, pp. 1–8, 2018.
- [4] ———, "Optimal Design of a Modular Series Parallel Resonant Converter for a Solid State 2.88 MW/115-kV Long Pulse Modulator," *IEEE Trans. Plasma Sci.*, vol. 42, no. 10, pp. 3014–3022, Oct. 2014.
- [5] N. Shafiei, M. Ordonez, and W. Eberle, "Output rectifier analysis in parallel and series-parallel resonant converters with pure capacitive output filter," in *IEEE Appl. Power Electron. Conf. Expo.*, 2014, pp. 9–13.
- [6] C. B. Viejo, M. A. P. Garcia, M. R. Secades, and J. U. Antolin, "A resonant high voltage converter with C-type output filter," in *Conf. Rec. IEEE IAS Annu. Meeting*, vol. 3, Oct 1995, pp. 2401–2407.
- [7] G. Ivensky, A. Kats, and S. Ben-Yaakov, "An RC Load Model of Parallel and Series-Parallel Resonant DC-DC Converters with Capacitive Output Filter," *IEEE Trans. Power Electron.*, vol. 14, no. 3, pp. 515–521, May 1999.