

Introducing ‘Neuromorphic Computing and Engineering’

Other Journal Item**Author(s):**

Indiveri, Giacomo 

Publication date:

2021-09

Permanent link:

<https://doi.org/10.3929/ethz-b-000529319>

Rights / license:

[Creative Commons Attribution 4.0 International](#)

Originally published in:

Neuromorphic Computing and Engineering 1(1), <https://doi.org/10.1088/2634-4386/ac0a5b>



EDITORIAL

Introducing ‘Neuromorphic Computing and Engineering’

OPEN ACCESS

RECEIVED
3 June 2021ACCEPTED FOR PUBLICATION
10 June 2021PUBLISHED
15 July 2021

Giacomo Indiveri*

Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zurich, Switzerland

* Author to whom any correspondence should be addressed.

E-mail: giacomo@ini.uzh.ch**Keywords:** neuromorphic, intelligence, plasticity, interdisciplinary, spiking neural network

Original content from this work may be used under the terms of the [Creative Commons Attribution 4.0 licence](https://creativecommons.org/licenses/by/4.0/).

Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

**Abstract**

The standard nature of computing is currently being challenged by a range of problems that start to hinder technological progress. One of the strategies being proposed to address some of these problems is to develop novel brain-inspired processing methods and technologies, and apply them to a wide range of application scenarios. This is an extremely challenging endeavor that requires researchers in multiple disciplines to combine their efforts and simultaneously co-design the processing methods, the supporting computing architectures, and their underlying technologies. The journal ‘Neuromorphic Computing and Engineering’ (NCE) has been launched to support this new community in this effort and provide a forum and repository for presenting and discussing its latest advances. Through close collaboration with our colleagues on the editorial team, the scope and characteristics of NCE have been designed to ensure it serves a growing transdisciplinary and dynamic community across academia and industry.


1. Introduction

As editor-in-chief I am pleased to announce the publication of the first content [1–6] in *Neuromorphic Computing and Engineering* (NCE). This editorial aims at motivating the need for creating such a journal by describing our view of some of the current challenges for information and communication technology (ICT) and the role that NCE can play to address them.

While Moore’s law has been fueling technological progress for decades, it is only in recent years that we could start to reap most of the benefits of this progress (see figure 1(a)): ICT is becoming pervasive and is affecting every facet of our daily lives. At a global scale, ICT is affecting almost all aspects of our society, ranging from global communication to education and health, from finance to automation, transportation, and climate change. With the digitalization of our society, computing technologies and electronic devices are producing increasing amounts of electronic data every year and people are getting access to larger and larger amounts of personalized information.

To cope with the demands that are emerging with this technological revolution, and to exploit the opportunities created with the availability of this data, novel data-science methods, machine-learning techniques, and artificial intelligence (AI) algorithms have emerged. AI algorithms typically employ neural networks and deep learning techniques to solve pattern recognition tasks and have been shown to be extremely successful in extracting information from large amounts of data [7, 8]. However, their training methods require massive amounts of data and computing resources, which in turn requires an amount of energy that is not sustainable with respect to both the global electricity supply and the carbon footprint of the computation. For example, it has been estimated that training a recent state-of-the-art AI neural network, such as GPT-3 [9], would take more than 27 years worth of processing time on a single computer, and that these computations would generate over 35000 kg of CO₂ emissions in total, which is more than the average American adult produces in two years.¹ The reason for these exorbitant costs are due to the fact that current computing technologies, based on the classical von Neumann architectures, are not well matched to the parallel processing nature of neural networks [10]. On the other hand, biological brains clearly outperform AI systems in terms of the amount of power consumption requirements, the number of training data samples, and their ability to adapt to novel and

¹ From the Forbes article ‘deep learning’s carbon emissions problem’.



unexpected conditions. This is particularly true for those tasks that are still very difficult for computers and AI algorithms, but are done effortlessly by humans and animals, such as online learning, with small numbers of examples, interaction with the environment, or sensing and motor control.

A promising approach toward the development of novel computational paradigms and ICT systems that can interact intelligently with the environment, that could bridge the gap between natural intelligence and AI, and that could solve many of the open challenges facing the future of computing is the one pursued by the ‘neuromorphic computing and engineering’ field.

We are now at a very exciting time in which the convergence of the end of Moore’s law, with the renewed interest in neural networks, and the needs for low power and sustainable ‘green-AI’ are all pointing toward the huge potential that can come from research and development in neuromorphic computing and engineering.

2. NCE thematic areas

The term *neuromorphic* was originally coined by Carver Mead in the late 1980s at CALTECH, to describe very large scale integration (VLSI) systems containing electronic circuits that mimic neuro-biological architectures present in the nervous system [11, 12]. However, throughout the years, the term has ‘morphed’ its original meaning and started to be used to describe a broader set of concepts, and approaches. In addition to the original ‘neuromorphic engineering’ meaning, the term also started to be used to describe ‘neuromorphic computing’ systems that contain pure digital circuits or conventional processors, for simulating spiking neural networks and neural models of computation. In parallel, the same term started to be used to refer to systems comprising nano-scale ‘memristive’ devices, developed within the field of emerging memory technologies. Today, the term is also being used to refer to algorithmic and machine learning approaches that simulate biologically plausible and hardware friendly spiking neural networks and learning mechanisms.

2.1. Neural circuits and systems integrated in CMOS technology

The main goal of the original neuromorphic engineering approach was to directly *emulate* the physics of computation of biological neural networks, via the use of transistors operated in their ‘weak-inversion’ or ‘subthreshold’ regime [13–15]. This approach was aimed at building artificial neurons, synapses, networks, and sensory systems using the same organizing principles used by the nervous system in animal brains. This effort had the dual objective of both understanding neural computation by building physical emulations of real neural circuits, and developing compact and low power sensory processing and computing architectures radically different from the standard digital computers of the time. Given the high-risk and basic research aspect of this approach, there is only a small number of academic groups that are still pursuing it today. This community is mostly focused on the development of small-scale prototype chips to explore different aspects of neural computation, ranging from sensory systems [16–20] to reconfigurable networks with biologically plausible neural dynamics [21–24], to spike-based learning and plasticity circuits [25–29].


In more recent times the term neuromorphic was also adopted to describe mixed-signal and pure digital VLSI systems which implement computing platforms that could be used to *simulate* models of spiking neural networks. This effort was mainly driven by the possibility to exploit progress in computing and integrated circuit technology for building large-scale dedicated brain-inspired computing systems. For example, the EU Human Brain Project funded the development of wafer-scale integrated systems designed to faithfully reproduce simulations of neuroscience modeling studies comprising large numbers of neurons at accelerated speeds [30]. Similarly, the SpiNNaker system, also developed with the support of the Human Brain Project, is a multi-core computer designed with the goal of simulating very large numbers of spiking neurons in real time [31]. In its current state of development the SpiNNaker machine, built by stacking together 600 printed circuit boards each carrying 48 SpiNNaker processors, supports the simulation of hundreds of millions of neurons. An alternative strategy to scale up the size of simulated spiking neural networks is the one proposed by IBM, which in 2014 presented the ‘TrueNorth’ neuromorphic systems that integrated on the same chip 4096 cores, each comprising pure digital asynchronous circuits able to simulate 256 neurons with 256×256 synaptic connections [32]. This was a significant breakthrough in the field, as it demonstrated how advanced technology nodes, such as the one used of the Samsung 28 nm bulk CMOS process, could support the integration of very large numbers of silicon neurons, while keeping the overall power consumption extremely low (e.g., with an average consumption of 70 mW total power while running a typical recurrent network in biological real-time, four orders of magnitude lower than a conventional computer running the same network). The more recent Loihi chip built by Intel [33] has some common design choices with the IBM TrueNorth chip, in that it uses pure digital asynchronous circuits to simulate neurons and synapses. Taking advantage of the progress in integration technology, this chip was fabricated using the Intel 14 nm FinFET process. Rather than focusing on the large-scale, the Loihi designers chose to focus on more complex neural and synaptic features, including spike-based learning mechanisms. So the Loihi chip integrates ‘only’ 128 cores, and supports the simulation of networks containing up to 130 000 spiking neurons. Similarly to the SpiNNaker and the TrueNorth chips, Loihi is being used as a research platform to support the development of spike-based processing architectures that can be applied to the solution of practical problems. Indeed, researchers and students are encouraged to develop novel spike-based computing solutions using Loihi, via the support of the Intel Neuromorphic Research Community (INRC) program, which has been very successful in promoting the growth of the community and producing a range of promising results [34].

2.2. Memristive devices and emerging memory technologies

The material science and device physics community has been carrying out research on new materials and technologies for memory and long-term storage applications for many years. Recently however, this community started using the term ‘neuromorphic’ to refer to new devices and systems that, on one hand exhibit different types of behaviors that can be linked to those of biological synapses, and on the other represent important building blocks for the development of large-scale AI computing systems [35]. Indeed, shortly after the proposal of using these new nano-scale devices as ‘memristors’ [36], this community quickly embraced the idea that these devices could be used to implement synapses in artificial neural networks, and to store locally their synaptic weights [37]. These devices and technologies hold a great promise of enabling ‘in-memory computing’ in neural networks, and of supporting, through their physics, complex non-linear features that could be exploited to emulate many interesting properties of biological synapses. Within this context, a wide range of research efforts are being pursued, including the development of different types of non-volatile and volatile memristive devices, and the design of spike- or pulse-based control schemes for inducing biologically plausible learning behaviors in memristive cross-bar arrays [38, 39]. As there is not yet a single solution to the problem of finding the optimal artificial synapse, a broad range of materials, devices, and techniques are still active areas of investigation [40–46].

2.3. Algorithms and computational models of spike-based learning and inference

An important aspect of the neuromorphic computing and engineering domain is the one of hardware–software *co-design*. It is no surprise then that the term neuromorphic is also being used to describe research in computational models and algorithms that can be readily mapped onto memristive, CMOS, or hybrid memristive–CMOS neuromorphic architectures [47]. Most efforts in this domain focus either on exploring spike-based learning methods that approximate the backpropagation algorithm [48, 49], or on identifying local stochastic and complex non-linear plasticity mechanisms that can be reproduced by memristive devices or CMOS learning circuits [47, 50–53]. Very promising results are also being obtained by combining the latest advances in AI and machine learning algorithms with brain-inspired and computational neuroscience modeling efforts [54–57]. These investigations provide useful specifications for the design of new non-volatile and volatile memristive devices and for the design of spiking neural network chips that can use the principles



of computation derived from the brain to carry out low-power and robust computation using local learning rules and unreliable and low-precision components, such as the ones present in animal brains.

3. Open challenges

The most important challenge that NCE faces is that of supporting a diverse and interdisciplinary community of researchers working on different aspects of neuromorphic computing and engineering. This journal will be instrumental in aligning the goals and objectives of this community, and in promoting its growth (see figure 2). The success of NCE strongly depends on how much the experts in the different thematic areas will be willing to broaden their horizons, learn the ‘language’ of the experts of other thematic areas, and create synergies with them. This is indeed already happening to some degree: material science and device experts are collaborating with circuit designers to both extend current CMOS technologies and integrate nano-scale devices in newly developed ones; computer science and machine learning experts are collaborating with neuroscientists to develop brain-inspired processing theories that are compatible with the neuromorphic technologies being developed; electronic engineers, physicists and memory device experts are working closely with computational neuroscientists to implement devices and circuits that can emulate the biophysics of synapses and neurons in the electronic circuits and systems being developed.

By defining a common vision and by bridging the traditional boundaries between standard subjects, the NCE journal will enable the development and dissemination of breakthroughs in neuromorphic computing and engineering that will have disruptive effects, and which could revolutionize the nature of computation (see ‘thinking outside the box’ figure 2).

4. Conclusions and outlook

Neuromorphic computing and engineering is becoming an extremely important and timely research area. Basic research in brain-inspired neuromorphic electronic circuits has been carried out for a significant number of years. In parallel tremendous progress has been made in computational neuroscience, nanotechnologies, and machine learning. This is the best time to combine the know-how gained so far in these disciplines to obtain breakthroughs that can potentially solve many of the problems that ICT is starting to face. The NCE journal has been established to provide a new open access medium explicitly designed to support this convergence of efforts, and to bring together all researchers engaged in these areas in a way that unites the community and defines the field of ‘neuromorphic computing and engineering’ for years to come.

Data availability statement

No new data were created or analysed in this study.

ORCID iDs

Giacomo Indiveri  <https://orcid.org/0000-0002-7109-1689>

References

- [1] Musisi-Nkambwe M, Afshari S, Barnaby H, Kozicki M and Sanchez Esqueda I 2021 The viability of analog-based accelerators for neuromorphic computing: a survey *Neuromorph. Comput. Eng.* **1** 012001
- [2] Leroux N *et al* 2021 Hardware realization of the multiply and accumulate operation on radio-frequency signals with magnetic tunnel junctions *Neuromorph. Comput. Eng.* **1** 011001
- [3] Yan Y *et al* 2021 Comparing Loihi with a SpiNNaker 2 prototype on low-latency keyword spotting and adaptive robotic control *Neuromorph. Comput. Eng.* **1** 014002
- [4] Jaeger H 2021 Toward a generalized theory comprising digital, neuromorphic, and unconventional computing *Neuromorph. Comput. Eng.* **1** 012002
- [5] Bavandpour M, Sahay S, Mahmoodi M R and Strukov D B 2021 3D-aCortex: an ultra-compact energy-efficient neurocomputing platform based on commercial 3D-NAND flash memories *Neuromorph. Comput. Eng.* **1** 014001
- [6] Benjamin B V, Steinmetz N A, Oza N N, Aguayo J J and Boahen K 2021 Neurogrid simulates cortical cell-types, active dendrites, and top-down attention *Neuromorph. Comput. Eng.* **1** 013001 [In review as NCE-100020.R1]
- [7] LeCun Y, Bengio Y and Hinton G 2015 Deep learning *Nature* **521** 436–44
- [8] Schmidhuber J 2015 Deep learning in neural networks: an overview *Neural Netw.* **61** 85–117
- [9] Floridi L and Chiriatti M 2020 GPT-3: its nature, scope, limits, and consequences *Minds Mach.* **30** 681–94
- [10] Indiveri G and Liu S-C 2015 Memory and information processing in neuromorphic systems *Proc. IEEE* **103** 1379–97
- [11] Carver M 2020 How we created neuromorphic engineering *Nat. Electron.* **3** 434–5
- [12] Mead C 1990 Neuromorphic electronic systems *Proc. IEEE* **78** 1629–36
- [13] Mead C A 1989 *Analog VLSI and Neural Systems* (Reading, MA: Addison-Wesley)
- [14] Douglas R, Mahowald M and Mead C 1995 Neuromorphic analogue VLSI *Annu. Rev. Neurosci.* **18** 255–81
- [15] Liu S-C *et al* 2002 *Analog VLSI: Circuits and Principles* (Cambridge, MA: MIT Press)
- [16] Kramer J 2002 An integrated optical transient sensor *IEEE Trans. Circuits Syst. II* **49** 612–28
- [17] Lichtsteiner P, Posch C and Delbruck T 2006 A 128×128 120 dB 30 mW asynchronous vision sensor that responds to relative intensity change *IEEE ISSCC Digest of Technical Papers* (Piscataway, NJ: IEEE) pp 508–9
- [18] Wen B and Boahen K 2009 A silicon cochlea with active coupling *IEEE Trans. Biomed. Circuits Syst.* **3** 444–55
- [19] Liu S-C and Delbruck T 2010 Neuromorphic sensory systems *Curr. Opin. Neurobiol.* **20** 288–95
- [20] Shih-Chii Liu S-C, van Schaik A, Minch B A and Delbruck T 2014 Asynchronous binaural spatial audition sensor with $2 \times 64 \times 4$ channel output *IEEE Trans. Biomed. Circuits Syst.* **8** 453–64
- [21] Benjamin B V *et al* 2014 Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations *Proc. IEEE* **102** 699–716
- [22] Qiao N, Mostafa H, Corradi F, Osswald M, Stefanini F, Sumislawska D and Indiveri G 2015 A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128 K synapses *Front. Neurosci.* **9** 141
- [23] Moradi S, Qiao N, Stefanini F and Indiveri G 2018 A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs) *IEEE Trans. Biomed. Circuits Syst.* **12** 106–22
- [24] Park J *et al* 2016 Hierarchical address event routing for reconfigurable large-scale neuromorphic systems *IEEE Trans. Neural Netw. Learning Syst.* **28** 2408
- [25] Mahvash M and Parker A C 2013 Synaptic variability in a cortical neuromorphic circuit *IEEE Trans. Neural Netw. Learning Syst.* **24** 397–409
- [26] Banerjee A *et al* 2015 A current-mode spiking neural classifier with lumped dendritic nonlinearity *Int. Symp. on Circuits and Systems (ISCAS)* (Piscataway, NJ: IEEE) pp 714–7
- [27] Maldonado Huayaney F L, Nease S and Chicca E 2016 Learning in silicon beyond STDP: a neuromorphic implementation of multi-factor synaptic plasticity with calcium-based dynamics *IEEE Trans. Circuits Syst. I* **63** 2189–99
- [28] Detorakis G, Sheik S, Augustine C, Paul S, Pedroni B U, Dutt N, Krichmar J, Cauwenberghs G and Nefci E 2018 Neural and synaptic array transceiver: a brain-inspired computing framework for embedded learning *Front. Neurosci.* **12** 583
- [29] Qiao N, Bartolozzi C and Indiveri G 2017 An ultralow leakage synaptic scaling homeostatic plasticity circuit with configurable time scales up to 100 ks *IEEE Trans. Biomed. Circuits Syst.* **11** 1271
- [30] Schemmel J *et al* 2010 A wafer-scale neuromorphic hardware system for large-scale neural modeling *Proc. of 2010 IEEE Int. Symp. on Circuits and Systems (ISCAS)* (Piscataway, NJ: IEEE) pp 1947–50
- [31] Furber S B, Galluppi F, Temple S and Plana L A 2014 The SpiNNaker Project *Proc. IEEE* **102** 652–65
- [32] Merolla P A *et al* 2014 A million spiking-neuron integrated circuit with a scalable communication network and interface *Science* **345** 668–73
- [33] Davies M *et al* 2018 Loihi: a neuromorphic many core processor with on-chip learning *IEEE Micro* **38** 82–99
- [34] Davies M, Wild A, Orchard G, Sandamirskaya Y, Guerra G A F, Joshi P, Plank P and Risbud S R 2021 Advancing neuromorphic computing with Loihi: a survey of results and outlook *Proc. IEEE* **109** 911–34
- [35] Di Ventra M, Pershin Y V and Chua L O 2009 Circuit elements with memory: memristors, memcapacitors, and meminductors *Proc. IEEE* **97** 1717–24
- [36] Strukov D B, Snider G S, Stewart D R and Williams R S 2008 The missing memristor found *Nature* **453** 80–3
- [37] Jo S H, Chang T, Ebong I, Bhadviya B B, Mazumder P and Lu W 2010 Nanoscale memristor device as synapse in neuromorphic systems *Nano Lett.* **10** 1297–301
- [38] Zamarreño-Ramos C *et al* 2011 On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex *Front. Neurosci.* **5** 1–15
- [39] Saighi S *et al* 2015 Plasticity in memristive devices *Front. Neurosci.* **9** 1–16
- [40] Waser R and Aono M 2007 Nanoionics-based resistive switching memories *Nat. Mater.* **6** 833–40
- [41] Yang J J, Pickett M D, Li X, Ohlberg D A A, Stewart D R and Williams R S 2008 Memristive switching mechanism for metal/oxide/metal nanodevices *Nat. Nanotechnol.* **3** 429–33
- [42] Chanthbouala A *et al* 2012 A ferroelectric memristor *Nat. Mater.* **11** 860–4

- [43] Ambrogio S *et al* 2016 Unsupervised learning by spike timing dependent plasticity in phase change memory (PCM) synapses *Front. Neurosci.* **10** 1–12
- [44] Martin S *et al* 2018 Monatomic phase change memory *Nat. Mater.* **17** 681–5
- [45] van de Burgt Y, Melianas A, Keene S T, Malliaras G and Salleo A 2018 Organic electronics for neuromorphic computing *Nat. Electron.* **1** 386–97
- [46] Sebastian A, Le Gallo M and Eleftheriou E 2019 Computational phase-change memory: beyond von Neumann computing *J. Phys. D: Appl. Phys.* **52** 443002
- [47] Chicca E and Indiveri G 2020 A recipe for creating ideal hybrid memristive–CMOS neuromorphic processing systems *Appl. Phys. Lett.* **116** 120501
- [48] Neftci E O, Mostafa H and Zenke F 2019 Surrogate gradient learning in spiking neural networks: bringing the power of gradient-based optimization to spiking neural networks *IEEE Signal Process. Mag.* **36** 51–63
- [49] Bellec G *et al* 2020 A solution to the learning dilemma for recurrent networks of spiking neurons *Nat. Commun.* **11** 1–15
- [50] Payvand M *et al* 2020 Error-triggered three-factor learning dynamics for crossbar arrays *Int. Conf. on Artificial Intelligence Circuits and Systems (AICAS)* (Piscataway, NJ: IEEE) pp 218–22
- [51] Payvand M, Nair M V, Müller L K and Indiveri G 2019 A neuromorphic systems approach to in-memory computing with non-ideal memristive devices: from mitigation to exploitation *Faraday Discuss.* **213** 487–510
- [52] Brivio S, Conti D, Nair M V, Frascaroli J, Covi E, Ricciardi C, Indiveri G and Spiga S 2019 Extended memory lifetime in spiking neural networks employing memristive synapses with nonlinear conductance dynamics *Nanotechnology* **30** 015102
- [53] Laborieux A *et al* 2021 Synaptic metaplasticity in binarized neural networks *Nat. Commun.* **12** 1–12
- [54] Berdan R *et al* 2016 Emulating short-term synaptic dynamics with memristive devices *Sci. Rep.* **6** 1–9
- [55] Diederich N *et al* 2018 A memristive plasticity model of voltage-based STDP suitable for recurrent bidirectional neural networks in the hippocampus *Sci. Rep.* **8** 1–12 (Nature Publisher Group)
- [56] Serrano-Gotarredona T *et al* 2013 STDP and STDP variations with memristors for spiking neuromorphic learning systems *Front. Neurosci.* **7** 1–15
- [57] Lillicrap T P and Santoro A 2019 Backpropagation through time and the brain *Curr. Opin. Neurobiol.* **55** 82–9 Machine Learning, Big Data, and Neuroscience