Journal: IACR Transactions on Cryptographic Hardware and Embedded Systems

Abbreviation

Publisher

Ruhr-Universität Bochum

Journal Volumes

ISSN

2569-2925

Description

Filters

2021 - 20253
Reset filters

Search Results

Publications 1 - 3 of 3
  • MCRank: Monte Carlo Key Rank Estimation for Side-Channel Security Evaluations
    Item type: Journal Article
    Camurati, Giovanni; Dell’Amico, Matteo; Standaert, François-Xavier (2023)
    IACR Transactions on Cryptographic Hardware and Embedded Systems
    Key rank estimation provides a measure of the effort that the attacker has to spend bruteforcing the key of a cryptographic algorithm, after having gained some information from a side channel attack. We present MCRank, a novel method for key rank estimation based on Monte Carlo sampling. MCRank provides an unbiased estimate of the rank and a confidence interval. Its bounds rapidly become tight for increasing sample size, with a corresponding linear increase of the execution time. When applied to evaluate an AES-128 implementation, MCRank can be orders of magnitude faster than the state-of-the-art histogram-based enumeration method for comparable bound tightness. It also scales better than previous work for large keys, up to 2048 bytes. Besides its conceptual simplicity and efficiency, MCRank can assess for the first time the security of large keys even if the probability distributions given the side channel leakage are not independent between subkeys, which occurs, for example, when evaluating the leakage security of an AES-256 implementation.
  • Constant time lattice reduction in dimension 4 with application to SQIsign
    Item type: Journal Article
    Hanyecz, Otto; Karenin, Alexander; Kirshanova, Elena; et al. (2025)
    IACR Transactions on Cryptographic Hardware and Embedded Systems
    In this paper we propose a constant time lattice reduction algorithm for integral dimension-4 lattices. Motivated by its application in the SQIsign postquantum signature scheme, we provide for the first time a constant time LLLlike algorithm with guarantees on the length of the shortest output vector. We implemented our algorithm and ensured through various tools that it indeed operates in constant time. Our experiments suggest that in practice our implementation outputs a Minkowski reduced basis and thus can replace a non constant time lattice reduction subroutine in SQIsign.
  • Composite Enclaves: Towards Disaggregated Trusted Execution
    Item type: Journal Article
    Schneider, Moritz Bernie; Dhar, Aritra; Puddu, Ivan; et al. (2021)
    IACR Transactions on Cryptographic Hardware and Embedded Systems
    The ever-rising computation demand is forcing the move from the CPU to heterogeneous specialized hardware, which is readily available across modern datacenters through disaggregated infrastructure. On the other hand, trusted execution environments (TEEs), one of the most promising recent developments in hardware security, can only protect code confined in the CPU, limiting TEEs’ potential and applicability to a handful of applications. We observe that the TEEs’ hardware trusted computing base (TCB) is fixed at design time, which in practice leads to using untrusted software to employ peripherals in TEEs. Based on this observation, we propose composite enclaves with a configurable hardware and software TCB, allowing enclaves access to multiple computing and IO resources. Finally, we present two case studies of composite enclaves: i) an FPGA platform based on RISC-V Keystone connected to emulated peripherals and sensors, and ii) a large-scale accelerator. These case studies showcase a flexible but small TCB (2.5 KLoC for IO peripherals and drivers), with a low-performance overhead (only around 220 additional cycles for a context switch), thus demonstrating the feasibility of our approach and showing that it can work with a wide range of specialized hardware.
Publications 1 - 3 of 3