Ion Implanted Phosphorous for 4H-SiC VDMOSFETs Source Regions: Effect of the Post Implantation Annealing Time
OPEN ACCESS
Loading...
Author / Producer
Date
2020-07
Publication Type
Conference Paper
ETH Bibliography
yes
Citations
Altmetric
OPEN ACCESS
Data
Rights / License
Abstract
Van der Pauw devices have been fabricated by double ion implantation processes, namely P+ and Al+ co-implantation. Similarly to the source area in a SiC VD-MOSFET, a 5 × 1018 cm-3 P plateau is formed on the top of a buried 3 × 1018 cm-3 Al distribution for electrical isolation from the n- epilayer. The post implantation annealing temperature was 1600 °C. Annealing times equal to 30 min and 300 min have been compared. The increase of the annealing time produces both an increase of electron density as well as electron mobility. For comparison a HPSI 4H-SiC wafer, 1×1020 cm-3 P+ ion implanted and 1700 °C annealed for 30 min was also characterized.
Permanent link
Publication status
published
Editor
Book title
Journal / series
Volume
1004
Pages / Article No.
698 - 704
Publisher
Trans Tech Publications
Event
International Conference for Silicon Carbide and Related Materials (ICSCRM 2019)
Edition / version
Methods
Software
Geographic location
Date collected
Date created
Subject
Al Co-Implantation; MOSFET; P Co-Implantation; P Ion Implantation; Post Implantation Annealing
Organisational unit
09480 - Grossner, Ulrike / Grossner, Ulrike