Experimental Efficiency Evaluation of Stacked Transistor Half-Bridge Topologies in 14 nm CMOS Technology
OPEN ACCESS
Loading...
Author / Producer
Date
2021-05
Publication Type
Journal Article
ETH Bibliography
yes
Citations
Altmetric
OPEN ACCESS
Data
Rights / License
Abstract
Different Half-Bridge (HB) converter topologies for an Integrated Voltage Regulator (IVR), which serves as a microprocessor application, were evaluated. The HB circuits were implemented with Stacked Transistors (HBSTs) in a cutting-edge 14 nm CMOS technology node in order to enable the integration on the microprocessor die. Compared to a conventional realization of the HBST, it was found that the Active Neutral-Point Clamped (ANPC) HBST topology with Independent Clamp Switches (ICSs) not only ensured balanced blocking voltages across the series-connected transistors, but also featured a more robust operation and achieved higher efficiencies at high output currents. The IVR achieved a maximum efficiency of 85.3% at an output current of 300 mA and a switching frequency of 50 MHz. At the maximum measured output current of 780 mA, the efficiency was 83.1%. The active part of the IVR (power switches, gate-drivers, and level shifters) realized a high maximum current density of 24.7 A/mm2.
Permanent link
Publication status
published
External links
Editor
Book title
Journal / series
Volume
10 (10)
Pages / Article No.
1150
Publisher
MDPI
Event
Edition / version
Methods
Software
Geographic location
Date collected
Date created
Subject
IVR; CMOS; stacked transistors; half-bridge; multi-phase; 14 nm technology; ANPC
Organisational unit
03573 - Kolar, Johann W. (emeritus) / Kolar, Johann W. (emeritus)