Using Gate Tunneling in Bulk CMOS to Create a PUF
METADATA ONLY
Loading...
Author / Producer
Date
2024-01-15
Publication Type
Journal Article
ETH Bibliography
yes
Citations
Altmetric
METADATA ONLY
Data
Rights / License
Abstract
physically unclonable functions (PUFs) in silicon have received significant attention since their initial proposal, with a wide variety of different designs available. This is largely due to their ability to provide device-specific outputs which can be used in diverse applications, such as authentication, attestation, and cryptographic key generation. Existing designs for silicon PUFs are based on exploiting manufacturing variation in delay lines or the behavior of memory cells to provide device-unique outputs. This article proposes a new kind of PUF which we refer to as a gate tunneling PUF. Our PUF design exploits the effect of manufacturing variation on quantum gate tuneling current to generate unique, reproducible, yet unpredictable PUF outputs. A significant benefit of our design is its realisability in standard complementary metal oxide semiconductor technology, leading to easy integration of our gate tuneling PUF with other security and general system functions in single-chip designs. We have prototyped our gate tuneling PUF design, producing test devices in arrays of 3584 output bits. Initial results are very promising, showing good randomness, uniqueness, reproducibility and temperature stability. These properties suggest that our devices’ outputs require minimal post-processing to be used for cryptographic keys.
Permanent link
Publication status
published
External links
Editor
Book title
Journal / series
Volume
11 (2)
Pages / Article No.
2070 - 2081
Publisher
IEEE
Event
Edition / version
Methods
Software
Geographic location
Date collected
Date created
Subject
Gate tuneling; physically unclonable function (PUF); randomness
Organisational unit
09653 - Paterson, Kenneth / Paterson, Kenneth