Show simple item record

dc.contributor.author
Schaffner, Michael
dc.contributor.author
Gürkaynak, Frank Kagan
dc.contributor.author
Greisen, Pierre
dc.contributor.author
Kaeslin, Hubert
dc.contributor.author
Benini, Luca
dc.contributor.author
Smolic, Aljosa
dc.date.accessioned
2017-06-11T23:24:55Z
dc.date.available
2017-06-11T23:24:55Z
dc.date.issued
2016-11
dc.identifier.issn
1051-8215
dc.identifier.issn
1558-2205
dc.identifier.other
10.1109/TCSVT.2015.2501640
dc.identifier.uri
http://hdl.handle.net/20.500.11850/111030
dc.language.iso
en
dc.publisher
IEEE
dc.subject
Video processing
dc.subject
Real-time
dc.subject
Sterosopic 3D (S3D)
dc.subject
Multiview synthesis (MVS)
dc.subject
Image domain warping (IDW)
dc.subject
FPGA
dc.subject
ASIC
dc.subject
VLSI
dc.title
Hybrid ASIC/FPGA System for Fully Automatic Stereo-to-Multiview Conversion using IDW
dc.type
Journal Article
ethz.journal.title
IEEE Transactions on Circuits and Systems for Video Technology
ethz.journal.volume
26
ethz.journal.issue
11
ethz.journal.abbreviated
IEEE trans. circuits syst. video technol.
ethz.pages.start
2093
ethz.pages.end
2108
ethz.notes
Published online 19 November 2015.
ethz.identifier.wos
ethz.identifier.nebis
000584558
ethz.publication.place
New York, NY
ethz.publication.status
published
ethz.leitzahl
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02636 - Institut für Integrierte Systeme / Integrated Systems Laboratory::03996 - Benini, Luca / Benini, Luca
ethz.leitzahl.certified
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02636 - Institut für Integrierte Systeme / Integrated Systems Laboratory::03996 - Benini, Luca / Benini, Luca
ethz.date.deposited
2017-06-11T23:25:21Z
ethz.source
ECIT
ethz.identifier.importid
imp593653fec93d778590
ethz.ecitpid
pub:172360
ethz.eth
yes
ethz.availability
Metadata only
ethz.rosetta.installDate
2017-07-12T18:04:11Z
ethz.rosetta.lastUpdated
2019-02-02T07:17:37Z
ethz.rosetta.exportRequired
true
ethz.rosetta.versionExported
true
ethz.COinS
ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.atitle=Hybrid%20ASIC/FPGA%20System%20for%20Fully%20Automatic%20Stereo-to-Multiview%20Conversion%20using%20IDW&rft.jtitle=IEEE%20Transactions%20on%20Circuits%20and%20Systems%20for%20Video%20Technology&rft.date=2016-11&rft.volume=26&rft.issue=11&rft.spage=2093&rft.epage=2108&rft.issn=1051-8215&1558-2205&rft.au=Schaffner,%20Michael&G%C3%BCrkaynak,%20Frank%20Kagan&Greisen,%20Pierre&Kaeslin,%20Hubert&Benini,%20Luca&rft.genre=article&
 Search via SFX

Files in this item

FilesSizeFormatOpen in viewer

There are no files associated with this item.

Publication type

Show simple item record