Show simple item record

dc.contributor.author
Chakraborty, Samarjit
dc.contributor.supervisor
Ernst, Rolf
dc.contributor.supervisor
Thiele, Lothar
dc.date.accessioned
2017-06-13T04:22:58Z
dc.date.available
2017-06-13T04:22:58Z
dc.date.issued
2003
dc.identifier.uri
http://hdl.handle.net/20.500.11850/147681
dc.identifier.doi
10.3929/ethz-a-004613044
dc.format
application/pdf
dc.language.iso
en
dc.publisher
Institut für Technische Informatik und Kommunikationsnetze TIK, ETH Zürich
dc.rights.uri
http://rightsstatements.org/page/InC-NC/1.0/
dc.subject
PROZESSVERWALTUNG + PROZESSMANAGEMENT (BETRIEBSSYSTEME)
dc.subject
SCHEDULING (BETRIEBSSYSTEME)
dc.subject
ECHTZEITSYSTEME + EINGEBETTETE SYSTEME (COMPUTERSYSTEME)
dc.subject
PROCESS MANAGEMENT (OPERATING SYSTEMS)
dc.subject
SCHEDULING (OPERATING SYSTEMS)
dc.subject
REAL-TIME SYSTEMS + EMBEDDED SYSTEMS (COMPUTER SYSTEMS)
dc.title
System-level timing analysis and scheduling for embedded packet processors
dc.type
Doctoral Thesis
dc.rights.license
In Copyright - Non-Commercial Use Permitted
ethz.journal.title
Technische Informatik
ethz.journal.volume
054
ethz.size
196 S.
ethz.code.ddc
DDC - DDC::0 - Computer science, information & general works::004 - Data processing, computer science
ethz.notes
Diss., Technische Wissenschaften ETH Zürich, Nr. 15093, 2003.
ethz.identifier.diss
15093
ethz.identifier.nebis
004613044
ethz.publication.place
Zürich
ethz.publication.status
published
ethz.leitzahl
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02640 - Inst. f. Technische Informatik und Komm. / Computer Eng. and Networks Lab.::03429 - Thiele, Lothar / Thiele, Lothar
ethz.leitzahl.certified
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02640 - Inst. f. Technische Informatik und Komm. / Computer Eng. and Networks Lab.::03429 - Thiele, Lothar / Thiele, Lothar
ethz.date.deposited
2017-06-13T04:24:22Z
ethz.source
ECOL
ethz.identifier.importid
imp59366a72d7e7625657
ethz.ecolpid
eth:26736
ethz.eth
yes
ethz.availability
Closed access
ethz.rosetta.installDate
2017-07-12T21:08:03Z
ethz.rosetta.lastUpdated
2020-02-15T01:46:23Z
ethz.rosetta.versionExported
true
ethz.COinS
ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.atitle=System-level%20timing%20analysis%20and%20scheduling%20for%20embedded%20packet%20processors&rft.jtitle=Technische%20Informatik&rft.date=2003&rft.volume=054&rft.au=Chakraborty,%20Samarjit&rft.genre=unknown&
 Search print copy at ETH Library

Files in this item

Thumbnail
Thumbnail

Publication type

Show simple item record