Architectural trade-offs in dynamically reconfigurable processors

Download
Abstract (PDF, 232.7Kb)
Fulltext (PDF, 1.953Mb)
Thumbnail
Open access
Author
Enzler, Rolf
Date
2004
Type
    Doctoral Thesis
Rights / license
In Copyright - Non-Commercial Use Permitted
Permanent link
https://doi.org/10.3929/ethz-a-004717340
Publication status
published
External links
Search print copy at ETH Library
Contributors
Examiner: Platzner, Marco
Examiner: Tröster, Gerhard
Publisher
ETH Zürich
Subject
PROZESSORARCHITEKTUREN + RECHNERARCHITEKTUREN (COMPUTERSYSTEME); STEUERSTRUKTUREN + MIKROPROGRAMMIERUNG (HARDWARE); PROCESSOR ARCHITECTURES + COMPUTER ARCHITECTURES (COMPUTER SYSTEMS); CONTROL STRUCTURES + MICROPROGRAMMING (HARDWARE)
Organisational unit
03388 - Tröster, Gerhard (emeritus)
Notes
Diss., Technische Wissenschaften, Eidgenössische Technische Hochschule ETH Zürich, Nr. 15423, 2004.
More
Show all metadata
ETH Bibliography
yes
Altmetrics