Analysis and Comparative Evaluation of Stacked-Transistor Half-Bridge Topologies Implemented with 14 nm Bulk CMOS Technology

Download
Full text (accepted version) (PDF, 1.767Mb)
Thumbnail
Open access
Author
Bezerra, Pedro A.M.
Khaddam-Aljameh, Riduan
Krismer, Florian
Kolar, Johann W.cc
Sridhar, Arvind
Brunschwiler, Thomas
Toifl, Thomas
Show all
Date
2017
Type
    Conference Paper
Rights / license
In Copyright - Non-Commercial Use Permitted
Permanent link
https://doi.org/10.3929/ethz-b-000187492
Publication status
published
External links
Book title
2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL)
Pages / Article No.
8013307
Publisher
IEEE
Event
2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL), Stanford, CA, USA, July 9-12, 2017
Subject
IVR; CMOS; Stacked transistors; Half-bridge; Multiphase; 14 nm technology
Organisational unit
03573 - Kolar, Johann W. (emeritus) / Kolar, Johann W. (emeritus)  
Funding
619488 - Manufacturing of Modular Interposer providing scalable Heat Removal, Power Delivery and Optical Signaling (EC)
More
Show all metadata
Citations
Cited 4 times in Scopus
ETH Bibliography
yes
Altmetrics