Show simple item record

dc.contributor.author
Schneider, Johannes
dc.contributor.author
Landau, Fabian
dc.contributor.author
Wattenhofer, Roger
dc.date.accessioned
2017-06-09T18:09:17Z
dc.date.available
2017-06-09T18:09:17Z
dc.date.issued
2011
dc.identifier.uri
http://hdl.handle.net/20.500.11850/43301
dc.description.abstract
We introduce the Sync-Phase technique for software transactional memory. Time is divided into two different alternating phases: computation phases and commit (synchronization) phases. Transactions are only allowed to commit during a commit phase, which allows execution without validation (or the need for cache synchronization) during computation phases. Phases can be determined through time or other means. The technique scales well and it is applicable, whenever a single commit of a transaction triggers certain tasks, e.g. validations of a read set or extending the validity of objects for time-based transactional memory. For evaluation we implemented the Sync-Phase STM technique for DSTM and compared it to other techniques implemented based on DSTM, i.e. the original version and one that uses a commit counter to reduce the number of validations. Benchmarks show that Sync-Phase STM allows much faster execution of transactions in most scenarios and scales better than existing approaches relying on a single commit counter.
dc.language.iso
en
dc.publisher
ETH Zürich, Institut für technische Informatik und Kommunikation
dc.title
Synchronization phases (to speed up transactional memory)
dc.type
Report
ethz.journal.title
TIK Report
ethz.journal.volume
340
ethz.size
17 p.
ethz.notes
.
ethz.publication.place
Zürich
ethz.publication.status
published
ethz.leitzahl
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02640 - Inst. f. Technische Informatik und Komm. / Computer Eng. and Networks Lab.::03604 - Wattenhofer, Roger / Wattenhofer, Roger
ethz.leitzahl.certified
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02640 - Inst. f. Technische Informatik und Komm. / Computer Eng. and Networks Lab.::03604 - Wattenhofer, Roger / Wattenhofer, Roger
ethz.date.deposited
2017-06-09T18:09:34Z
ethz.source
ECIT
ethz.identifier.importid
imp59364ec8b257676642
ethz.ecitpid
pub:71865
ethz.eth
yes
ethz.availability
Metadata only
ethz.rosetta.installDate
2017-07-13T08:14:09Z
ethz.rosetta.lastUpdated
2018-10-01T15:01:26Z
ethz.rosetta.versionExported
true
ethz.COinS
ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.atitle=Synchronization%20phases%20(to%20speed%20up%20transactional%20memory)&rft.jtitle=TIK%20Report&rft.date=2011&rft.volume=340&rft.au=Schneider,%20Johannes&Landau,%20Fabian&Wattenhofer,%20Roger&rft.genre=report&
 Search via SFX

Files in this item

FilesSizeFormatOpen in viewer

There are no files associated with this item.

Publication type

Show simple item record