A 330μW 1.25ps 400fs-INL vernier time-to-digital converter with 2D reconfigurable spiral arbiter array and 2nd-order ΔΣ linearization
dc.contributor.author
Wang, Hechen
dc.contributor.author
Dai, Fa Foster
dc.contributor.author
Wang, Hua
dc.date.accessioned
2022-06-03T12:36:14Z
dc.date.available
2022-06-02T13:14:59Z
dc.date.available
2022-06-03T12:36:14Z
dc.date.issued
2017
dc.identifier.isbn
978-1-5090-5191-5
en_US
dc.identifier.isbn
978-1-5090-5192-2
en_US
dc.identifier.other
10.1109/CICC.2017.7993635
en_US
dc.identifier.uri
http://hdl.handle.net/20.500.11850/550581
dc.description.abstract
This work presents an 8-bit 1.25ps resolution Vernier TDC with 2D reconfigurable spiral arbiter array and ΔΣ linearization for ADPLL. The 2D spiral arbiter array improves both linearity and detection range. The quantization errors introduced by delay cells and 2D arbiter array folding points are minimized using a reconfigurable arbiter array with 2 nd order ΔΣ modulators. The prototype in a 45nm CMOS technology consumes 0.3mW power under a 1V power supply with 80MHz conversion rate. The measured maximum DNL/INL are 0.31/0.4 ps with ΔΣ linearization and 1.35/1.03 ps without ΔΣ linearization, respectively.
en_US
dc.language.iso
en
en_US
dc.publisher
Curran
en_US
dc.subject
ADPLL
en_US
dc.subject
Auto-calibration
en_US
dc.subject
DNL
en_US
dc.subject
Linearization
en_US
dc.subject
INL
en_US
dc.subject
Time-to-digital converter (TDC)
en_US
dc.subject
Vernier TDC
en_US
dc.subject
ΔΣ modulation (SDM)
en_US
dc.title
A 330μW 1.25ps 400fs-INL vernier time-to-digital converter with 2D reconfigurable spiral arbiter array and 2nd-order ΔΣ linearization
en_US
dc.type
Conference Paper
dc.date.published
2017-07-27
ethz.book.title
2017 IEEE Custom Integrated Circuits Conference (CICC)
en_US
ethz.pages.start
341
en_US
ethz.pages.end
344
en_US
ethz.event
38th Annual Custom Integrated Circuits Conference (CICC 2017)
en_US
ethz.event.location
Austin, TX, USA
en_US
ethz.event.date
April 30 - May 3, 2017
en_US
ethz.publication.place
Red Hook, NY
en_US
ethz.publication.status
published
en_US
ethz.leitzahl
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::09757 - Wang, Hua / Wang, Hua
en_US
ethz.leitzahl.certified
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::09757 - Wang, Hua / Wang, Hua
en_US
ethz.date.deposited
2022-06-02T13:15:05Z
ethz.source
BATCH
ethz.eth
no
en_US
ethz.availability
Metadata only
en_US
ethz.rosetta.installDate
2022-06-03T12:36:20Z
ethz.rosetta.lastUpdated
2023-02-07T03:24:39Z
ethz.rosetta.exportRequired
true
ethz.rosetta.versionExported
true
ethz.COinS
ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.atitle=A%20330%CE%BCW%201.25ps%20400fs-INL%20vernier%20time-to-digital%20converter%20with%202D%20reconfigurable%20spiral%20arbiter%20array%20and%202nd-order%20%CE%94%CE%A3%20li&rft.date=2017&rft.spage=341&rft.epage=344&rft.au=Wang,%20Hechen&Dai,%20Fa%20Foster&Wang,%20Hua&rft.isbn=978-1-5090-5191-5&978-1-5090-5192-2&rft.genre=proceeding&rft_id=info:doi/10.1109/CICC.2017.7993635&rft.btitle=2017%20IEEE%20Custom%20Integrated%20Circuits%20Conference%20(CICC)
Files in this item
| Files | Size | Format | Open in viewer |
|---|---|---|---|
|
There are no files associated with this item. |
|||
Publication type
-
Conference Paper [33076]