Performance Comparisons of III–V and Strained-Si in Planar FETs and Nonplanar FinFETs at Ultrashort Gate Length (12 nm)
Publication status
publishedExternal links
Journal / series
IEEE Transactions on Electron DevicesVolume
Pages / Article No.
Publisher
IEEESubject
Double gate; III-V versus Si; InGaAs; FinFETs; Metal-oxide-semiconductor FETs; Real-space effective mass simulations; Single gate; Strained-Si; Triple gateOrganisational unit
03925 - Luisier, Mathieu / Luisier, Mathieu
Notes
Manuscript received 16 February 2012, Revised 25 April 2012, Accepted 27 April 2012.More
Show all metadata
ETH Bibliography
yes
Altmetrics