Repositorium für Publikationen und Forschungsdaten

Suchen Sie in der Research Collection der ETH Zürich nach wissenschaftlichen Publikationen und Forschungsdaten oder laden Sie selbst eigenen Forschungsoutput hoch. Weiterlesen

Aktuell 

Mit Wissen und Koffein gestärkt in den Sommer – die Coffee Lectures im Juni

Kein Durchblick im Open-​Access-Dschungel? Ein Wirrwarr in der Literaturverwaltung? Fehlende Inspiration für die Ferienlektüre? Dann besuchen Sie unsere Coffee Lectures. Sie brauchen dafür nur 15 Minuten. Weiterlesen

ETH RDM Summer School 2024 für Nachwuchswissenschaftler:innen

Die ETH Research Data Management Summer School 2024 hat noch einige freie Plätze. Nutzen Sie die Gelegenheit und lernen Sie zwischen dem 10. und 14. Juni 2024 mehr über das Thema! Anmeldung und weitere Informationen

Coffee Lectures – das neue Programm ist da

In nur 15 Minuten: Holen Sie sich nützliche Tools und Themen, die Sie bei Ihrer täglichen Forschungsarbeit unterstützen – in den Coffee Lectures der ETH-Bibliothek. Weiterlesen

Neueste Publikationen 

  1. Failing to Hash Into Supersingular Isogeny Graphs 

    Booher, Jeremy; Bowden, Ross; Doliskani, Javad; et al. (2024)
    COMPUTER JOURNAL
    An important open problem in supersingular isogeny-based cryptography is to produce, without a trusted authority, concrete examples of 'hard supersingular curves' that is equations for supersingular curves for which computing the endomorphism ring is as difficult as it is for random supersingular curves. A related open problem is to produce a hash function to the vertices of the supersingular $\ell $ -isogeny graph, which does not reveal ...
    Journal Article
  2. A Jitter Programmable Digital Bang-Bang PLL Using PVT-Invariant Stochastic Jitter Monitor 

    Kim, Yong-Jo; Jang, Taekwang; Cho, SeongHwan (2024)
    IEEE Journal of Solid-State Circuits
    We propose a digital bang-bang phase locked-loop (DBPLL) whose output rms jitter can be set to a user-defined value. By using a stochastic jitter monitoring circuit (JMC) and automatic loop bandwidth control, the proposed BBPLL can adjust its power consumption to obtain the desired target jitter during its initial set-up, regardless of conditions in process, voltage, and temperature (PVT). Implemented in 28 nm CMOS, the prototype PLL ...
    Journal Article
  3. Gendered choices of labour market integration programmes: evidence from the United States 

    Morle, Guillaume; Caves, Katherine (2024)
    Evidence-Based HRM
    PurposeWe investigate whether women are more likely than men to choose to pursue a competency-based labour market integration programme, rather than the time-based labour market integration programme. We further investigate whether women with existing but uncertified skills are even more likely to pursue a competency-based labour market integration programme.Design/methodology/approachWe test our hypotheses using ordinary least squares ...
    Journal Article
  4. The fireball of November 24, 1970, as the most probable source of the Ischgl meteorite 

    Gritsevich, Maria; Moilanen, Jarmo; Visuri, Jaakko; et al. (2024)
    Meteoritics & Planetary Science
    The discovery of the Ischgl meteorite unfolded in a captivating manner. In June 1976, a pristine meteorite stone weighing approximately 1 kg, fully covered with a fresh black fusion crust, was collected on a mountain road in the high-altitude Alpine environment. The recovery took place while clearing the remnants of a snow avalanche, 2 km northwest of the town of Ischgl in Austria. Subsequent to its retrieval, the specimen remained tucked ...
    Journal Article
  5. Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality With At-MRAM Neural Engine 

    Prasad, Arpan Suravi; Scherer, Moritz; Conti, Francesco; et al. (2024)
    IEEE Journal of Solid-State Circuits
    Extended reality (XR) applications are machine learning (ML)-intensive, featuring deep neural networks (DNNs) with millions of weights, tightly latency-bound (10-20 ms end-to-end), and power-constrained (low tens of mW average power). While ML performance and efficiency can be achieved by introducing neural engines within low-power systems-on-chip (SoCs), system-level power for nontrivial DNNs depends strongly on the energy of non-volatile ...
    Journal Article

Mehr anzeigen