


KISS PULPino - Updates on PULPino

updates on PULPino

Other Conference Item

Author(s):

Pullini, Antonio; Gautschi, Michael; [Gürkaynak, Frank Kagan](#) ; Glaser, Florian; [Mach, Stefan](#) ; Rovere, Giovanni; Schiavone, Davide; Haugou, Germain; [Palossi, Daniele](#) ; Marongiu, Andrea; Flamand, Eric; [Benini, Luca](#) ; et al.

Publication date:


2016

Permanent link:

<https://doi.org/10.3929/ethz-a-010810277>

Rights / license:

[In Copyright - Non-Commercial Use Permitted](#)




PULP

KISS PULPino

Updates on PULPino

5th RISC-V Workshop, Mountain View (California), Florian Zaruba



























Imperio


- **First** ASIC of PULPino (UMC 65)
- Complete μ C (RV32IMC)
- Integrated FLL
- **Speed:** 500 MHz
- Peripherals:
 - 19 GPIOs, UART, I2C, SPI
 - JTAG Debug Interface
- 64 kB RAM
- **Operating Voltage:**
 - 0.9 – 1.2 V
- **Dynamic Power:**
 - 14 – 71 μ W/MHz, 1.2 V
 - 3 – 15 μ W/MHz, 0.9 V
- **Leakage:** 150 μ W
- **Area:**
 - 700 kGE* (SoC)
 - 40 kGE* (Core)









Parallel Ultra Low Power Platform




Parallel Ultra Low Power Platform




Parallel Ultra Low Power Platform



Parallel Ultra Low Power Platform



PULPino



Current State

- RV32ICM + custom instructions
 - Hardware-loops
 - Post-incrementing load and stores
 - SIMD
- Patch for RISC-V toolchain
 - Built-ins for SIMD
 - Infers instructions
- 10x efficiency increase
- Support for **all** targets:
 - RTL simulation
 - FPGA mapping
 - Virtual platform
 - ASIC
- Silicon proven core
- 3.19 Coremark/MHz
- 1.2 DMIPS/MHz






PULP




PULP



Multicore Cluster


- PULP
- Research



28nm




65nm



28nm




PULP




Multicore Cluster


- PULP
- Research



28nm




65nm



28nm

Standalone µC



- PULPino
- Ease of use



65nm




PULP




Multicore Cluster


- PULP
- Research



28nm




65nm



28nm

Standalone µC


- PULPino
- Ease of use




65nm

Mixed signal

- VivoSoC
- Healthcare



130 nm




130 nm

Open Sourcing PULPino

- We open sourced PULPino on 1st March 2016...
- ... and got fantastic media coverage
- Over 15,000 users visited our website
- More than 600 unique clones on GitHub
- Over 20 companies and research institutes use PULPino

Open Sourcing PULPino

- We open sourced PULPino on 1st March 2016...
- ... and got fantastic media coverage
- Over 15,000 users visited our website
- More than 600 unique clones on GitHub
- Over 20 companies and research institutes use PULPino



Future of PULPino (PULPino V2)

- Continue this success
- **PULPino V2:**
 - Support for Verilator simulation
 - IP-XACT description
 - New peripherals (μ DMA)
 - New, streamlined event unit
 - SDK
 - Updated compiler
 - Improved documentation and tutorials

- 1 March 2016**
First release of PULPino
- 2 May 2016**
Toolchain for our modified RISC-V implementation
- 3 May 2016**
DSP oriented extensions
- 4 Q1 2017**
PULPino V2
- 5 Late 2017**
PULPino V3, Virtual platform (ISS)

Future Efforts

Future Efforts

Privileged ISA

- Secure PULPino, MMU
- Sel4 OS



Future Efforts

Privileged ISA

- Secure PULPino, MMU
- Sel4 OS



< 10 kGE RISC-V

- RV32 IC
- 1 & 3 stage pipeline



Future Efforts

Privileged ISA

- Secure PULPino, MMU
- Sel4 OS



< 10 kGE RISC-V

- RV32 IC
- 1 & 3 stage pipeline



Heterogeneous configuration

- FPU
- Accelerators



Get in touch with us!

Subscribe to our mailing list by sending:
subscribe pulp-info Firstname Lastname
to sympa@list.ee.ethz.ch

Check us out on:



<https://github.com/pulp-platform>



https://twitter.com/pulp_platform




<http://www.pulp-platform.org>



Questions?

www.pulp-platform.org

Florian Zaruba
zarubaf@ethz.ch



Davide Rossi¹, Igor Loi¹, Antonio Pullini², Francesco Conti¹, Michael Gautschi², Frank K. Gürkaynak², Florian Glaser², Stefan Mach², Giovanni Rovere², Davide Schiavone², Germain Haugou², Manuele Rusci¹, Alessandro Capotondi¹, Giuseppe Tagliavini¹, Daniele Palossi², Andrea Marongiu^{1,2}, Fabio Montagna¹, Simone Benatti¹, Eric Flamand², Luca Benini^{1,2}



¹Department of Electrical, Electronic
and Information Engineering

ETH zürich
²Integrated Systems Laboratory