Exploring single source shortest path parallelization on shared memory accelerators
dc.contributor.author
Palossi, Daniele
dc.contributor.author
Marongiu, Andrea
dc.date.accessioned
2019-03-20T07:10:56Z
dc.date.available
2017-06-12T08:06:36Z
dc.date.available
2019-03-19T16:57:01Z
dc.date.available
2019-03-20T07:10:56Z
dc.date.issued
2016
dc.identifier.isbn
978-1-4503-4320-6
en_US
dc.identifier.other
10.1145/2906363.2915925
en_US
dc.identifier.uri
http://hdl.handle.net/20.500.11850/117736
dc.identifier.doi
10.3929/ethz-b-000117736
dc.format
application/pdf
en_US
dc.language.iso
en
en_US
dc.publisher
Association for Computing Machinery
dc.rights.uri
http://rightsstatements.org/page/InC-NC/1.0/
dc.subject
Parallel Graph Exploration
en_US
dc.subject
Heterogeneous Acceleration
en_US
dc.title
Exploring single source shortest path parallelization on shared memory accelerators
en_US
dc.type
Conference Paper
dc.rights.license
In Copyright - Non-Commercial Use Permitted
dc.date.published
2016-05-23
ethz.book.title
Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems
en_US
ethz.pages.start
197
en_US
ethz.pages.end
200
en_US
ethz.size
4 p.
en_US
ethz.version.deposit
acceptedVersion
en_US
ethz.event
19th International Workshop on Software and Compilers for Embedded Systems (SCOPES 2016)
en_US
ethz.event.location
Sankt Goar, Germany
ethz.event.date
May 23-25, 2016
en_US
ethz.identifier.scopus
ethz.publication.place
New York, NY
ethz.publication.status
published
en_US
ethz.leitzahl
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02636 - Institut für Integrierte Systeme / Integrated Systems Laboratory::03996 - Benini, Luca / Benini, Luca
en_US
ethz.leitzahl.certified
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02636 - Institut für Integrierte Systeme / Integrated Systems Laboratory::03996 - Benini, Luca / Benini, Luca
ethz.date.deposited
2017-06-12T08:11:52Z
ethz.source
ECIT
ethz.identifier.importid
imp5936547f15c6226962
ethz.ecitpid
pub:179653
ethz.eth
yes
en_US
ethz.availability
Open access
en_US
ethz.rosetta.installDate
2017-07-14T18:49:48Z
ethz.rosetta.lastUpdated
2024-02-02T07:21:39Z
ethz.rosetta.versionExported
true
ethz.COinS
ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.atitle=Exploring%20single%20source%20shortest%20path%20parallelization%20on%20shared%20memory%20accelerators&rft.date=2016&rft.spage=197&rft.epage=200&rft.au=Palossi,%20Daniele&Marongiu,%20Andrea&rft.isbn=978-1-4503-4320-6&rft.genre=proceeding&rft_id=info:doi/10.1145/2906363.2915925&rft.btitle=Proceedings%20of%20the%2019th%20International%20Workshop%20on%20Software%20and%20Compilers%20for%20Embedded%20Systems
Dateien zu diesem Eintrag
Publikationstyp
-
Conference Paper [34960]