Improving Mains Current Quality for Three-Phase Three-Switch Buck-Type PWM Rectifiers
METADATA ONLY
Loading...
Author / Creator
Date
2006-07
Publication Type
Journal Article
ETH Bibliography
yes
Citations
Altmetric
METADATA ONLY
Data
Rights / License
Abstract
Modulation schemes for three-phase three-switch buck-type pulsewidth modulation rectifiers where the switching state of one bridge leg is clamped within a π 3-wide interval of the mains period guarantee minimum switching losses as well as minimum input filter capacitor voltage ripple and minimum dc current ripple. However, as shown in this paper by a detailed analysis of the time behavior of the input filter capacitor voltages within a pulse period such modulation schemes are characterized by the occurrence of sliding intersections of the filter capacitor voltages which causes input current distortion. An advanced modulation scheme is proposed which prevents the input current distortion and allows it to maintain the optimum performance of conventional modulation schemes. The theoretical considerations are finally verified by measurements on a 5-kW hardware prototype. © 2006 IEEE.
Permanent link
Publication status
published
External links
Editor
Book title
Journal / series
Volume
21 (4)
Pages / Article No.
967 - 973
Publisher
IEEE
Event
Edition / version
Methods
Geographic location
Date collected
Date created
Subject
Pulsewidth modulation (PWM); Rectifier
Organisational unit
03573 - Kolar, Johann W. (emeritus) / Kolar, Johann W. (emeritus)
Notes
Received 28 January 2005, Revised 8 August 2005.