EURETILE Design Flow: Dynamic and Fault Tolerant Mapping of Multiple Applications onto Many-Tile Systems
dc.contributor.author
Schor, Lars
dc.contributor.author
Bacivarov, Iuliana
dc.contributor.author
Murillo, Luis G.
dc.contributor.author
Paolucci, Pier S.
dc.contributor.author
Rousseau, Frederic
dc.contributor.author
El Antably, Ashraf
dc.contributor.author
Buecs, Robert
dc.contributor.author
Fournel, Nicolas
dc.contributor.author
Leupers, Rainer
dc.contributor.author
Rai, Devendra
dc.contributor.author
Thiele, Lothar
dc.contributor.author
Tosoratto, Laura
dc.contributor.author
Vicini, Piero
dc.contributor.author
Weinstock, Jan
dc.date.accessioned
2017-06-11T12:09:12Z
dc.date.available
2017-06-11T12:09:12Z
dc.date.issued
2014
dc.identifier.isbn
978-1-4799-4293-0
dc.identifier.other
10.1109/ISPA.2014.32
dc.identifier.uri
http://hdl.handle.net/20.500.11850/88572
dc.language.iso
en
dc.publisher
IEEE
dc.title
EURETILE Design Flow: Dynamic and Fault Tolerant Mapping of Multiple Applications onto Many-Tile Systems
dc.type
Conference Paper
ethz.book.title
Proceedings. 2014 IEEE International Symposium on Parallel and Distributed Processing with Applications, ISPA 2014. 26-28 August 2014, Milano, Italy
ethz.pages.start
182
ethz.pages.end
189
ethz.event
12th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA 2014)
ethz.event.location
Milan, Italy
ethz.event.date
August 26-28, 2014
ethz.identifier.wos
ethz.publication.place
Piscataway, NJ
ethz.publication.status
published
ethz.leitzahl
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02640 - Inst. f. Technische Informatik und Komm. / Computer Eng. and Networks Lab.::03429 - Thiele, Lothar (emeritus) / Thiele, Lothar (emeritus)
ethz.leitzahl.certified
ETH Zürich::00002 - ETH Zürich::00012 - Lehre und Forschung::00007 - Departemente::02140 - Dep. Inf.technologie und Elektrotechnik / Dep. of Inform.Technol. Electrical Eng.::02640 - Inst. f. Technische Informatik und Komm. / Computer Eng. and Networks Lab.::03429 - Thiele, Lothar (emeritus) / Thiele, Lothar (emeritus)
ethz.date.deposited
2017-06-11T12:10:04Z
ethz.source
ECIT
ethz.identifier.importid
imp5936523e33d3f20994
ethz.ecitpid
pub:139333
ethz.eth
yes
ethz.availability
Metadata only
ethz.rosetta.installDate
2017-07-12T23:48:13Z
ethz.rosetta.lastUpdated
2023-02-06T12:36:08Z
ethz.rosetta.versionExported
true
ethz.COinS
ctx_ver=Z39.88-2004&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.atitle=EURETILE%20Design%20Flow:%20Dynamic%20and%20Fault%20Tolerant%20Mapping%20of%20Multiple%20Applications%20onto%20Many-Tile%20Systems&rft.date=2014&rft.spage=182&rft.epage=189&rft.au=Schor,%20Lars&Bacivarov,%20Iuliana&Murillo,%20Luis%20G.&Paolucci,%20Pier%20S.&Rousseau,%20Frederic&rft.isbn=978-1-4799-4293-0&rft.genre=proceeding&rft_id=info:doi/10.1109/ISPA.2014.32&rft.btitle=Proceedings.%202014%20IEEE%20International%20Symposium%20on%20Parallel%20and%20Distributed%20Processing%20with%20Applications,%20ISPA%202014.%2026-28%20August%202014,%20
Files in this item
| Files | Size | Format | Open in viewer |
|---|---|---|---|
|
There are no files associated with this item. |
|||
Publication type
-
Conference Paper [34974]